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c.p.5. AC signal. ?he 5 volt ou:pztt of tk transformer is minds aad an output terminal, the oui,wt terminal being 
fed into a squsre wave convecer 2% which pr4nce5 a connected to the eaergizing cir:uit of relay E2.  For B!!!s- 
square wave outpet p9Qe for e?cb ky3t cycfe of power, tralion pU;POs&, aumerak 5 aild 9 of :he units counter 
that is, ~ 2 1 h  Wwer ap$d fs the input of trcns- 102 and thr! tens ccunier 104, reipectirreiy, are coimected 
former 26, .SCJ p x  SA'DR.~ wiil be prcdtxzed by 6 to two of the input terminals of gate 152. Connected ta 
the square WX'P caaufflt2r 28. The a q u t  of the squire the t!!ird input ?eminat is  a switch 1@ which may b 
save ronvcrkr p is caxecix2 :3 a lkrzisl~ circuit 31 and cnnnecfcd to ekhsr the numeral 5 cw numeral 8 of bm- 
also to 3 puke lock n:t~r;:k 34 3 6  one of i ts input ter- Gre3s coun!er le$. 
minds 36. l[h= ock r+tlta.ork which is an AND A Reset NAND gate 172 comipises three inpot ter- 
gate, co~tains a input te,z&s? 38 and an oufp;lt mina?s and an o s t p t  termiaa!, the oztpht terminal Xng 
rermir.at 42.. cnnnected to the e~_prg%ng circuit of 3 normally clw& 
A binary coun?ing circuit S t  ccm?,r;ses four flip-flop rday 174. The relay 171 comprises 2n armature 276 and 
circuits 54, 56, 58, 62. Each of tk dipfi3p circuits con- a Fair of termin2:s 148, Igt. Ternha! 175 is connectid 
tains a reiet input terminn1 (R) an3 a ccm~;lcmcet iaput to a control teminzl of each of the comm 312,116, and 
terrnina:. (C) and each contairi s Ersi oc!put terminaJ 15 118 cf memory network 72 and the counters fO2, P@4, and 
(0) and a second oci7ui t e m i s d  t i ) .  Chtput pulses 1Qd of timing circuit 32. Terminal 182 is co;mected to 
from t k  signal condifioner 18, eszh of nhich i s  rep-e- frouri. 
sentsfhe of a Ixarik3t cuke zir~!isi to rh: insut temizal For jlluctratioon nttmws. the nmera l  1 and tb 
~ 
12, are coupled ro the ri t6rrn&i C: :be fiipiiops 54. 55, 
58,62. Each timt a p u k  re2re;exz5ve of a kcartbeat i.; 
emilieci by siznal cond3Eoner 13, :b,p four flipflap5 ars 
reset to their zero ou!Fnt state. 
'Th:: w q n t  terminal 42 of :b'~ &e lock netyork 31 
i s  connected to the C tmninaI e: BipSo? 54 arrd to the 
cm>Iement iqput lerminsl (C) of 2n output fiip-hp 
nswork 04. The cu!p:i? fi i ;-f lq rrrwork 64 contains, in 
iddjricn fa the hi:!t C termid, 23 iqmt resf (R]  ter- 
minal 2nd an outptit zero ( O f  temFna1 a x i  an output cfic 
( I )  terminal. The outaut 1 taxriZrial cf fiipflop 64 is 
cmnected to a mcnory network 72. The kput  R Itr-  
mkal of flipflop 64 is cpnncdpd to tke signal condi- 
tianer IS sa 1h2i the .flip-flop 63 is also reset each time 
an wtpiit  pulse ap,%ars at the output of the signal con- 
d,?' . loser. 
Tlie 11 trrrniml of Ripflops 9. $6, and 58 arc cm- 
nccird to the C terrlixls of flipBcqs 55, 58, ar.d 62. 
reqectively. T h e  1 terminal of Bip-fi~p 62 is connected 
to th;: input termins1 35 of the &e Jock netuork 34 
throEgh r? shitch n e t w x k  92. 'E?$ swiich 3etwGik 92 
camprises an armature 94 c a s n s z d  t o  input terrninnl 
35 ai m e  end. acd a!Iemately pcrdtioned b2twezn iei- 
minds 96, 98, the terminal 95 k i n g  connected TO !he I 
terminal of AipEtop 62. 
The timing circuit 32 comprhs a cnjts counter 102, 
th:: square \ v r e  coilvcrier 28 bekg coupled to the units 
CoUniet i q u t  terminal. The output terminal of the ynits 
counter PO2 is coup!ed to the inpat teiminzl of ir tens 
co:inter Z B 1 ,  the otitnut teiminal of which is connected 
lo the inpill !erntinct1 of a hundzds counter 106, as is  
conventional. 
The memory network 72 ~omprises a units counter 212, 
the 2 witput ter?iinal of output Bip-Bop circuit 64 being 
. coupkd to the input terminal of $&e counter 272. 
Eich djgit of the units col;nter is respectively connected 
to a units memory core 114. T h e  o o : ~ . ; t  terminal of the 
usits counter is comecced to th:: inpnt terninal of a tens 
counter $16, the ou:put terrnind of which is connected 
so the input terminal of a hunGre&i comter 118 ES is 
conventional. Furthcr, errch digif of %he tens counter PIS 
2nd the huii'reds countet 318 k connected to a tens 
memory coie 122 and a hundreds memory core %24, 
respectively. 
The output of the memory cox5 E@, 122, and 124 are 
connected io a units displsy 232, a tens display 13.1, and 
a hundreds display 136, rejpiiiv&y, of a readout circuit 
3%. The readout circuit displ3y each r02y be formed of 
nixie tnbes as is conventional. 
The readaut displays 232, 134, and 1% are connected 
through resistors 142, XQI, and '1-65, revctiveiy, to a 
relay circuit 152. Ihe  relay circa% 152 CompiijPs a nor- 
mally open arm-ture' 254 and a pa& of terminals 156, 
158, the f e r m i ~ a l  156 being comected to the ianction 
of fesIit0r.i 142, 141, and. 146, an$ ihe terminal 158 being 
coanccled to a voltage soufet (Bi), 
- 
n3mer21 I) of ihe u2ts counter NT and the fens ciunter 
20 104, rcsxctivety, am &own comected to two of tb3 
input !ernhais of gate 172. Connisted to the third input 
terminal of gate 372 is a switch 194 which may be con- 
crcied io either nxxrzl  6 or nz;r?eral 9 of hundreds 
counter 10Q. 
Tfie side of the switch I91 conzected to the third in- 
put teiniinal of gate 192 is also csncectd to the inFut 
tcrminal of a read &ate 196. The oelpui terminal Q f  1% 
gate IS6 is corirrected to a coniroi terinhd of each Qf 
the memory cores 114,122, and 124. 
The system thus far described, with the switch 164 
cocic:lrd to the numeral 8 of hundreds counter 106, the 
sa.itch 193 conncctxl to the numom1 9 of the hundreds 
coun:er 105 and armzture 94. connected to terminal 96, 
will produce an 2ver;g heartheat rate per minute which 
35 is disphyed on :he readout de:.ice 138 for an aye=@ 
retiod of 15 secilndj. Should it be desired to display the 
heartheat r2:e per rninu:e for an average period of 10 
seconds, fhc swi~ch 164 and s m k h  191 would be con- 
necied to The num-.ral 5 ond nsmeral 6 of hundreds 
4 0  couilter 106, respectively,. 2nd aAmaiwe 94 would be 
connected to ierminal 98. Further, the 0 terminal of flip- 
flop 62 and ihz 0 lerminal of &Akq 58 are connected 
to the two input terminals of a gate 202, repectivety; tJlt: 
out>&t of which is connected to the idmind 98. 
With the foregoing in mind, operation of the device i s  
as follows: 
35 
30 
resenfa%ve of one cyc!e of 
m ~ r n  the 63cyck source, arc fed to the timing 
; g j  cixuit 32. Simpitaaeously, the p d x s  f m n  the outpat of 
the square wave converier are oupled b the input ter- 
minal 36 of the pulsz lock networE 34. The mtp'it of the 
pulse lack network is coupled from the teiminal 42 to 
the C terminal of Rip-ffop 64. 0u:put pulses from &e i 
emory net- 
work 72. Tfis, for every two pulses prd- 
square wave convener,. which is allowed to pass througb 
the pulse lock netwtxk 34 to the outgut Rigflop 64, om 
pulse will be fed to the memory network 72. 
Pulses from t5e output terminal 42 of the pulse lock 
nelwork 34 are also fed to the C terminal of Sip-fiop 54. 
Upon receipt of the eighth pulse to the bioary m n t e r  52 
at the C termind af Aip-flop 54, the X terminal of E&- 
!Top 62 will be enzrgized causing an output signal to be 
10 coupled to the input terminal 38 of the pulse lock net- 
work. With sign3!5 present at both terminaIs 36 and 38 of 
the puke lock nctuwk 34 (lhe pulse lock nctwork 33 
iieiiig tin A N D  @ e ) ,  pulses from the quare wave con- 
verter 28 ciin n J  Toniter ~ 1 3 s ~  thromh the nuke lock net- 
~3 terminal of flipflop 64 are coupled to the 
- *  - 
A R q e :  NAND gate 162 corr,,sr%es Ihrce input (er- 73 \\nik. Upon reccipi of a pulse from the signal candi:iuner 
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(E) an output fiipflop c h i i t  havkg a fust and secood 118, which resets the Sp-flops of tbe bhmy m-fefi 52 
and the output flip-flop 64, pulses can owe spin pars input terminals and a first and second output tef- 
thrczgh the pulse lock network. Thus, as can readdy be minals; means cociiectirig said AMD gate outpat tar- 
seen, for ea& heartbeat pulse from .the signal conditioner minal to said sec0r.d inpnt i e rmkd of said outpnt 
18, only four pulses are fed through the Aip-Sop @ to 5 flip-flop circuit; 
the memory neiwork 72. For the number of puises repre- ( S )  niaans connecting,szid scnrce of heattbst p- 
sesialiw of the heartbeat rate durins a I5-second perid, to the first input terminal of each of said binary 
fcllr time? as many pulses arc fed to the memory network counting circuit flipBops and ,be iLrst &put t e d d  
72- Thus :he memory network during a 15-second period of said output flip-90~: 
counis the average number of pulses during a minute, (G) 2 timing circuit having an input tennhal, means 
At the cwnt of 895 (15 jtcoads minus 5 pulses) a i  ths electrically connecting said source of clock PU~SCS to 
timicg circuit 32, forgef NAND gate 162 causa tbe reby the input termizial of said timhg circi& 
152 to be momen!arily deener,eized, disconnecting tbe (H) a memory network having an &gat teFmhd, 
source of positive vct1tag;e (B+> from the readout circuit means cann-crfing the srcond output terminal of && 
138 2nd erasing the last reading on the readout circuit. 15 output flip-flop to t'ne bput of said meme@ network: 
At the count of 900 (15 seconds), a, read- pulse i s  fed and 
through %!?e gate 595 which is sent to the memory circuits (I) a readout ci:cu2 for dlsplaybg tbe &e&Ibeat raEe 
3f4, 122, and 221. The memory circuits feed a signa? for said second period of time, each time said timing 
representative of ihe digit present therein at  that instant circuit reaches a count equal io said first period Of 
to rhe rcadout circuit 13s ahme it is dispkyed. Ai the YO1 20 time; and mems coupXii;? the output of said memory 
count (15 seconds plus 1 p!se), the reset NANR gats network io said readout circsic 
173 causes the relay 174 te be momentariiy de-energized whereby said output fi!p-riop circuit pmduixs a pia- 
ccnnccting terminal 178 to ground and causir,g the units, rality of ouiput guises at its second oatput terminal 
tcns.' and hundreds col?nleis of the timing circuit 32 and for eech heartbeat pulse, said phality of outprrt 
the memory network 72 to be reset and the cycle is 2s pulses being equal to the ratio of said second pe6Mi 
repeated. of time divided by said first pied of *&ne and e q d  
As can be readily %an, the binary counting circuit 52 to twice the count represeatalive ,at .&e outpat Z e i -  
ccusfs I W  10 eight for each hearlbest puke fed into the minal of said eip-flop connected to said AND p% 
circuit 2m.J the cutput  flip-ftop 64 feeds four pukes to the second input terminal. . 
memory nerwcrk 72 so that the l:m?beat rate in bears per 30 2. A digit21 carditmeter system in accctrdance with 
minute may be read over a 15-second -period. c1ai.n 1 wherein said fist priod of time is equal to 15 
As an alternative ernbbdirrent of the present hent ion,  srtonds and said secoad period of timz is equal t~ on?? 
wilh the armature 94 connected to terniinal 98 and minute. 
switches 151 and 193 ccmected to the numeral 5 and 3. A digital cardiometer system in s?rcordance with 
nurnzrsf 6, rcspeclire:y, of k n d r e d s  counter 105, the 33 claim 1 wherein said first period of time,k equal to IO 
binary comting. circuit 52 counts up to 12 wh-reupon seconds and said sitcond period of time is equal to one 
the pu!se ?ock netkork 31 no longer allows pulse from minu:e. 
convepr  2s to pass to flip-flop 64. Flip-flop 64 feeds six 4. A pu!ss-rate cystem for measuring the dte of el- 
pulses to fhe mempry network 72, producing Six tiiC31 input pulses f3r 9 first perid of time and prducing 
fw each heartbeat input. Thus, the heatbezt rate rneas- 40 an. output reprexnizGq== af rate for a econd perid 
ured oser a ten-seconc! interval would be representathe of time coaprising: 
of the heartbeat rate pcr minute. It shculd be undernod, a SOtXL'i? of clock pulseS; 
of course, that other tine periods could be utilized, the a ssurcz of icput electrical ptllses, each of said input 
IO-second and 15-second t i i w  period being merely illus- elilcirical pulres behg represectathe cf a heart bexe 
frptivc of an example of the invention. a binary counting circuit comprising a plurality of rtip- 
It shou!d be furfhcr understood that the foregdng dis- flops, each fXip-i?op circuit h a v i q  a fi.rst and second 
closure relates onfy to preferred embodiments of the in- input terminals and a first 2nd second o u t ~ t  er- 
vmrion, and that it is ifitended to cover ail changes and niinals; 
niodifications of the examples of the invention berein a gatidg circuit hating first and seconti input fembals  
cftorn for fhe pwpose of the diqtlosure which do not 50 an ou;p~t tcm.ir,al, means connectjng said smrm 
constitute departures from the sj5rit and scope of the of c!ock pulses to sGd gadng circnit first input ter- 
invention. m i n d  and means cousiinp 24 outpqt terminal of 
What is c!aimed and desired io bt secured by Letters m e  of said flip-flops of sai! binary counfktg circuit 
Patent is: io said gating cixuit second inpst tt.minal and 
. 1. A digital cardiometer system for measuring a heart- 55 means comecthg said gating circuit wipnt teminal 
beat rate fur a first pcriod of time and producing an oat- to the; sacond input t-lrminal of a Biflop of said 
pat ripresmtativ:: of the r2te for a second period of time binary counting circuit 
comprising: an ortplrt Gip-fio? ck::i!t I?avi?g first a& seeond i n y t  
terminals and a gist 2nd secmd outpnt 
means connecting said gatinp circuit ou:p 
to said secaad ic?ut terminal of said output Bipi9op 
circuit, wiLf cutput flipflop cinzuit prducing a plu- 
rdity of ?ulses at its scco=d output terminal for 
input e?ectricaI pulse to said system, said plurality of 
ou'put pulses being q u a ?  to said second pezioG of 
timc divided by saki fiist period of time: 
means connecting said source of input ek-Mcd p&+es 
to the first kp.t temIaa1 of each of said bin- 
crtuntkg circuit flipfiops and the first input tenha1 
of Said output flip-!op; 
comecling said s a x e  of clock pulses to the 
ter??hal d said liming circuit; 
5 
. 
* 
. rz 
' 
[A) a source of clock pulses; 
(B) a source of eltctrial pulses, each pulse being GO 
representative of a heartbeat; 
(C) a binary counting circuit comprisigg a plura1i:jt 
of flip-flop circuits, one of said flip-flop circuits being 
dsignated an input flip-flop circuit, each flipfiup 
circliit having first and second input terminals and 65 
first and second output termhais; 
(D) an AND gate h w k g  a Erst inpnt terminal and a 
second ingot terfiina? and 2n output terminal, meam 
for electric~lly connecting said sobrce of clock pulses 
to said AND gate first input terminal; means cou- 70 
pling cne of said flip-flop output tcminals of said 
binary coun!iiig circuit to said AND gate second 
hput  terminal; and means connecting said AND gate 
output tenninai to lhe scrond input terminat of the 
iiiput flip-lhp of said bhary counring circuit; 
- -- 
a riming circuit havrcg an hput terminal and 
,3 memory nr:ho;k :mhg an input ternins1 and output 
53 ferniinal, and mea:., connecting the secord output I 
3,384,025 
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